In an address signal decoder for a RAM memory, address signals are decoded in a "bucket brigade" address decoding architecture in which the address signals or bits are sequentially sent along the same address decoding path. The inventive architecture comprises a set of node switches linked into a binary tree. The address signals enter at the root node of the binary tree. As each address signal reaches a node switch at the end the path, it sets the path direction for that switch node so that subsequent address signals that follow the path will use that path direction. The decoder can be used with classical or quantum RAM memories.

Bucket brigade address decoding architecture for classical and quantum random access memories

GIOVANNETTI, VITTORIO;
2008

Abstract

In an address signal decoder for a RAM memory, address signals are decoded in a "bucket brigade" address decoding architecture in which the address signals or bits are sequentially sent along the same address decoding path. The inventive architecture comprises a set of node switches linked into a binary tree. The address signals enter at the root node of the binary tree. As each address signal reaches a node switch at the end the path, it sets the path direction for that switch node so that subsequent address signals that follow the path will use that path direction. The decoder can be used with classical or quantum RAM memories.
United States Patent 7764568
3
File in questo prodotto:
File Dimensione Formato  
US7764568.pdf

Accesso chiuso

Tipologia: Altro materiale allegato
Licenza: Non pubblico
Dimensione 129.08 kB
Formato Adobe PDF
129.08 kB Adobe PDF   Visualizza/Apri   Richiedi una copia

I documenti in IRIS sono protetti da copyright e tutti i diritti sono riservati, salvo diversa indicazione.

Utilizza questo identificativo per citare o creare un link a questo documento: http://hdl.handle.net/11384/5930
Citazioni
  • ???jsp.display-item.citation.pmc??? ND
  • Scopus ND
  • ???jsp.display-item.citation.isi??? ND
social impact